INTRODUCTION
There are increasing demands for high quality analog to digital (A-to-D) converters for digital signal processing applications. Such high quality converters would be realized using VLSI technology.
VLSI implementation requires low supply voltage operation and reduction of analog components.
Conventional converters with a switched capacitor filter would not be suitable for VLSI implementation in view of requirements described above. Extensive efforts have been expended on oversampling schemes{1J-[k] to replace an analog filter by a digital filter. However, they were intended for nonlinear encoding, and are difficult to obtain high signal-to-noise ratio performance.
Moreover, they all were designed for ±5 volt operation and it seems to be difficult to decrease the supply voltage. More attention should be paid to applicability to the VLSI fabrication process, as well as to improving performance.
In this paper, comparison among various encoder structures, which have a second order ioop transfer function, is discussed.
An encoder structure and its circuit configuration which seem to be most efficient for VLSI implementation are proposed. A possibility to realize a 1)4 bit or higher resolution is also investigated.
ENCODING STRUCTURES COMPARISON
There are three structures for oversampling encoders, namely predictive, noise shaping and their combination [5] . In designing these encoders, the order of loop transfer functions, the number of 36.7.1 quantizer levels and the oversampling ratio must be determined. In view of simplicity for the quantizer itself and a decimation filter, it would be desirable to reduce the number of quantizer levels to two. Furthermore, taking stability and wide band applications into account, use of a second order loop transfer function would be desirable. or C, the encoder becomes a 2nd order noise shaping, a 1st order predictive with 1st order noise shaping or a 2nd order predictive encoder, respectively. Signal and noise transfer functions for each structure are shown in the same figure.
Although each structure has no significant difference in the theoretical performance, differences in actual LSI implementational difficulties need to be thoroughly examined. Even in the fine pattern LSI technology, analog components are hard to scale down while keeping accuracies.
In addition, noise induced in transistors would increase, thereby preventing the realization of high resolution A-to-D converters. Also due to decrease in break down voltages, a fine pattern LSI must operate at a low supply voltage. Step unbalance sensitivity Since the quantization noise spectrum is shaped by the second order differential function, the highest out-of-band attenuation is required for the decimation filter in A. In summary, structure B is concluded the most attractive for fine pattern LSI implementation, provided that simplification on the decimation filter is accomplished.
ENCODER CIRCUIT CONFIGURATION 8 '2 fc't fc ' \ 2 fc/fsh where fsh and Ic are the oversampling frequency and signal bandwidth, respectively. Calculated theoretical peak signal-to-noise ratio performance is shown in Fig. 3 , in terms of fsh, for the case of fc=14 kHz. The quantization level is also plotted in Fig. 3 . The figure shows that 15 bit resolution is theoretically attainable by using 1.0214 MHZ oversampling frequency. 36.7.2 Since step unbalance effect on signal-to-noi(e ratio depends on step size, this configuration can greatly decrease the effect, because the step size is reduced to 1/32 as compared to the case for noise shaping encoders without prediction.
In LSI fabrication, capacitor ratio error is inevitable. This causes D-to-A converter inaccuracy and performance degradation. Therefore, taking capacitor ratio errors for the capacitor array into account, Monte Carlo simulation was carried out to evaluate the degradation from the ideal performance as shown in Fig. 6 . In this simulation, the standard deviation of the unit capacitance errors was set to 0.1% and the digital integrator dynamic range was forced to be limited within ±31/32. The thick solid line indicates the signal-to-noise ratio under no capacitance ratio error. Thin solid lines indicate results obtained from five trials. From Fig. 6 , it is seen that more than 75 dB peak signal-to-noise ratio is obtained. Since the input to the modified FIR filter is a single bit signal, its hardware can now be easily constructed using a read only memory (ROM), an accumulator and registers as shown in Fig. 7 . This circuit configuration can easily accomplish high speed filtering, and does not impose any constraint on the filter coefficient values, {h). 
SIMULATION
The proposed encoder including the decimation filter was analyzed through computer simulation. Signal-to-noise ratio performance was analyzed for 1 kHz sinusoidal and random noise inputs, as shown in Fig. 8 . The encoder overload point was set to 3.17 dBmO at 3.4 kHz. The random noise is a low pass signal whose spectrum has a 6 dB/octave slope and extends up to 15 kHz. The decimation filter is designed according to the previous discussion. A 128 tap FIR filter and an 8th order IIR filter are used. The overload level is mainly determined by slope overload at the predictor.
CONCLUSION
Comparison between several oversampling encoder structure has been discussed, and a 1st order predictive encoder with 1st order noise shaping has been chosen.
A novel circuit configuration for the selected structure has been proposed, which is constructed with a digital predictor followed by a switched capacitor D-to-A, an operational amplifier and a comparator. It has features essential to fine pattern LSI Implementation. Furthermore, taking the simplified decimation filter structure into account, the proposed encoder structure is confirmed to be most efficient for VLSI implementation.
This modification implies that F2(zN) is obtained by removing the zero located on the unit circle at wTO in the original transfer function F2(z).
Input level (dBmO) Fig. 8 Signal-to-noise ratio performance including finite stopband attenuation effect for 1 kHz sinusoidal and random noise inputs.
